

Advantech

AQD-SD5V32GN56-SB Datasheet

Rev. 1.0 2024-05-27

ADVANTECH

Enabling an Intelligent Planet

262Pin DDR5 5600 1.1V SO-DIMM 32GB Based on 2048Mx8 AQD-SD5V32GN56-SB

Description

AQD-SD5V32GN56-SB is DDR5-5600(CL46)-45-45 SDRAM memory module. The SPD is programmed to JEDEC standard latency 5600Mbps timing of 46-45-45 at 1.1V. The module is composed of 16Gb CMOS DDR5 SDRAMs in FBGA package and one 8Kbit SPD Hub in 8pin TDFN package on a 262pin glass–epoxy printed circuit board.

The module is a Dual In-line Memory Module and intended for mounting onto 262 pins edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operating frequencies, programmable latencies and burst lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Features

- RoHS compliant products.
- JEDEC standard 1.1V(1.067V~1.166V) Power supply
- VDDQ= 1.1V(1.067V~1.166V)
- VPP = 1.8V(+0.108V / -0.054V)
- Data transfer rates: PC5-4800
- Programmable CAS Latency: 22,26,28,30,32,36,40,42,46
- 16 bit pre-fetch
- Burst Length (BL) switch on-the-fly BL16 or BC8
- Bi-directional Differential Data-Strobe
- On Die Termination, Nominal, Park
- Serial presence detect hub (SPD Hub) with Integrated Temperature sensor
- Asynchronous reset
- PCB edge connector treated with 30u" Gold-Plating




Pin Name	Description		Pin Name	Description
CA0_A - CA12_A CA0_B - CA12_B	SDRAM Command/Address bus		HSCL	Side Band bus clock
CS0_A_n - CS1_A_n CS0_B_n - CS1_B_n	SDRAM Chip Select		HSDA	Side Band bus data
DQ0_A - DQ31_A DQ0_B - DQ31_B	DIMM memory data bus		HSA	Side Band bus address
CB0_A - CB3_A CB0_B - CB3_B	DIMM ECC check bits		ALERT_n	SDRAM ALERT_n
DQS0_A_t - DQS4_A_t DQS0_B_t - DQS4_B_t	SDRAM data strobes (positive line of differential pair)		RESET_n	Set DRAMs to a Known State
DQS0_A_c - DQS4_A_c DQS0_B_c - DQS4_B_c	SDRAM data strobes (negative line of differential pair)		VIN_BULK	5 V power input supply
DM0_A_n - DM3_A_n DM0_B_n - DM3_B_n	SDRAM data masks		VSS	Power supply return (ground)
CK0_A_t, CK1_A_t CK0_B_t, CK1_B_t	SDRAM clocks (positive line of differential pair)		PWR_GOOD	Power good indicator
CK0_A_c, CK1_A_c CK0_B_c, CK1_B_c	SDRAM clocks (negative line of differential pair)		PWR_EN	PMIC Enable
			RFU	Reserved for future use
Notes:		_		

DDR5 SO-DIMM has 2 channels (channel-A and channel-B) of signal bus.

The signals with suffix: _A (e.g. DQ0_A) are for channel-A, and the signals with suffix: _B (e.g. DQ0_B) are for channel-B





Note:1. Tolerances on all dimensions +/-0.15mm unless otherwise specified.




262Pin DDR5 5600 1.1V SO-DIMM 32GB Based on 2048Mx8 AQD-SD5V32GN56-SB

Pin Assignments

-											
Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	VIN_BULK	89	VSS	175	CB3_B	2	HSA	90	VSS	176	CB2_B
3	VIN_BULK	91	DQ30_A	177	VSS	4	HSCL	92	DQ31_A	178	VSS
5	RFU	93	VSS	179	DQ0_B	6	HSDA	94	VSS	180	DQ1_B
7	PWR_GOOD	95	CB0_A	181	VSS	8	PWR_EN	96	CB1_A	182	VSS
9	VSS	97	VSS	183	DQ2_B	10	VSS	98	VSS	184	DQ3_B
11	DQ0_A	99	CB2_A	185	VSS	12	DQ1_A	100	DQS4_A_c	186	VSS
13	VSS	101	VSS	187	DM0_B_n	14	VSS	102	DQS4_A_t	188	DQS0_B_c
15	DQ2_A	103	CB3_A	189	VSS	16	DQ3_A	104	VSS	190	DQS0_B_t
17	VSS	105	VSS	191	DQ4_B	18	VSS	106	CS0_A_n	192	VSS
19	DM0_A_n	107	CA0_A	193	VSS	20	DQS0_A_c	108	ALERT_n	194	DQ5_B
21	VSS	109	CA1_A	195	DQ6_B	22	DQS0_A_t	110	CS1_A_n	196	VSS
23	DQ4_A	111	VSS	197	VSS	24	VSS	112	VSS	198	DQ7_B
25	VSS	113	CA2_A	199	DQ8_B	26	DQ5_A	114	CA3_A	200	VSS
27	DQ6_A	115	CA4_A	201	VSS	28	VSS	116	CA5_A	202	DQ9_B
29	VSS	117	VSS	203	DQ10_B	30	DQ7_A	118	VSS	204	VSS
31	DQ8_A	119	CA6_A	205	VSS	32	VSS	120	CA7_A	206	DQ11_B
33	VSS	121	CA8_A	207	DQS1_B_c	34	DQ09_A	122	CA9_A	208	VSS
35	DQ10_A	123	VSS	209	DQS1_B_t	36	VSS	124	VSS	210	DM1_B_n
37	VSS	125	CA10_A	211	VSS	38	DQ11_A	126	CA11_A	212	VSS
39	DQS1_A_c	KEY		213	DQ12_B	40	VSS	KEY		214	DQ13_B
41	DQS1_A_t	127	CA12_A	215	VSS	42	DM1_A_n	128	RFU	216	VSS
43	VSS	129	VSS	217	DQ14_B	44	VSS	130	VSS	218	DQ15_B
45	DQ12_A	131	CK0_A_t	219	VSS	46	DQ13_A	132	CK1_A_t	220	VSS
47	VSS	133	CK0_A_c	221	DQ16_B	48	VSS	134	CK1_A_c	222	DQ17_B
49	DQ14_A	135	VSS	223	VSS	50	DQ15_A	136	VSS	224	VSS
51	VSS	137	CK0_B_t	225	DQ18_B	52	VSS	138	CK1_B_t	226	DQ19_B
53	DQ16_A	139	CK0_B_c	227	VSS	54	DQ17_A	140	CK1_B_c	228	VSS
55	VSS	141	VSS	229	DM2_B_n	56	VSS	142	VSS	230	DQS2_B_c
57	DQ18_A	143	RFU	231	VSS	58	DQ19_A	144	CA12_B	232	DQS2_B_t
59	VSS	145	CA11_B	233	DQ20_B	60	VSS	146	CA10_B	234	VSS
61	DM2_A_n	147	VSS	235	VSS	62	DQS2_A_c	148	VSS	236	DQ21_B
63	VSS	149	CA9_B	237	DQ22_B	64	DQS2_A_t	150	CA8_B	238	VSS
65	DQ20_A	151	CA7_B	239	VSS	66	VSS	152	CA6_B	240	DQ23_B
67	VSS	153	VSS	241	DQ24_B	68	DQ21_A	154	VSS	242	VSS
69	DQ22_A	155	CA5_B	243	VSS	70	VSS	156	CA4_B	244	DQ25_B
71	VSS	157	CA3_B	245	DQ26_B	72	DQ23_A	158	CA2_B	246	VSS
73	DQ24_A	159	VSS	247	VSS	74	VSS	160	VSS	248	DQ27_B
75	VSS	161	CS0_B_n	249	DQS3_B_c	76	DQ25_A	162	CA1_B	250	VSS
77	DQ26_A	163	RESET_n	251	DQS3_B_t	78	VSS	164	CA0_B	252	DM3_B_n
79	VSS	165	CS1_B_n	253	VSS	80	DQ27_A	166	VSS	254	VSS
81	DQS3_A_c	167	VSS	255	DQ28_B	82	VSS	168	CB0_B	256	DQ29_B
83	DQS3_A_t	169	DQS4_B_c	257	VSS	84	DM3_A_n	170	VSS	258	VSS
85	VSS	171	DQS4_B_t	259	DQ30_B	86	VSS	172	CB1_B	260	DQ31_B
87	DQ28_A	173	VSS	261	VSS	88	DQ29_A	174	VSS	262	VSS



Function Block Diagram



This technical information is based on industry standard data and tests believed to be reliable. However, Advantech makes no warranties, either expressed or implied, as to its accuracy and assume no liability in connection with the use of this product. Advantech reserves the right to make changes in specifications at any time without prior notice.



262Pin DDR5 5600 1.1V SO-DIMM 32GB Based on 2048Mx8 AQD-SD5V32GN56-SB

Operating Temperature Condition

	Parameter	Symbol	Rating	Unit	Note
Operati	ing Temperature	TOPER	0 to 85	°C	1,2
Note:	Operating Temperature is the case surface temperature on the center/to measurement conditions, please refer to JESD51-2 standard.	op side of th	ne DRAM. F	or the	

Absolute Maximum DC Ratings

Parameter	Symbol	Value	Unit	Note
Voltage on VDD relative to Vss	VDD	-0.3 ~ 1.4	V	1
Voltage on VDDQ pin relative to Vss	VDDQ	-0.3 ~ 1.4	V	1
Voltage on any pin relative to Vss	VIN, VOUT	-0.3 ~ 1.4	V	1
Storage temperature	TSTG	-55~+100	°C	1,2

Note: 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

AC & DC Operating Conditions

Recommended DC operating conditions

Parameter	Symphol	Voltaria	Rating				Notes
Farameter	Symbol	Voltage	Min	Тур.	Max	Unit	Notes
Host Supply Voltage	VIN_BULK	12.0	4.25	5.0	5.5	V	
PMIC Output Supply Voltage	VDD	1.1	1.067	1.1	1.166	V	1,2,3
PMIC Output Supply Voltage	VDDQ	1.1	1.067	1.1	1.166	V	1,2,3
PMIC Output Supply Voltage	VPP	1.8	1.746	1.8	1,908	V	3
AC Input Logic High	VIH(AC)	TBD	-	-	-	mV	
AC Input Logic Low	VIL(AC)	TBD	-	-	-	mV	
DC Input Logic High	VIH(DC)	TBD	-	-	-	mV	
DC Input Logic Low	VIL(DC)	TBD	-	-	-	mV	

Note: (1) VDD must be within 66mv of VDDQ

(2) AC parameters are measured with VDD and VDDQ tied together.

(3) This includes all voltage noise from DC to 2 MHz at the DRAM package ball.



IDD Specification parameters Definition - 32GB

Symbol	Condition	32GB	Unit
IDD0	One bank ACTIVATE-PRECHARGE current	TBD	mA
IDD0F	Operating Four Bank Active-Precharge Current	TBD	mA
IDD2N	Precharge Standby Current	TBD	mA
IDD2P	Precharge Power-Down Current	TBD	mA
IDD3N	Active standby current	TBD	mA
IDD3P	Active Power-Down Current	TBD	mA
IDD4R	Burst Read Current	TBD	mA
IDD4W	Burst write current	TBD	mA
IDD5B	Burst Refresh Current (1x REF)	TBD	mA
IDD5C	Burst Refresh Current (Same Bank Refresh Mode)	TBD	mA
IDD6N	Self refresh current: Normal temperature range (0–85°C)	TBD	mA
IDD7	Bank interleave read current	TBD	mA
IDD8	Maximum power-down current	TBD	mA



Timing Param	eters & Sp	ecificatio	ons						
_ ,		DDR5	-4800	DDR5-5600		DDR5	-6400		
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Unit	Notes
Clock Timing								1	
Clock period average	tCK (AVG)	0.416	<0.454	0.357	<0.384	0.312	<0.333	ns	1
		(Command and	Address Timing	9				
Read to Read command delay for same bank group	tCCD_L	max(8nCK, 5ns)	_	max(8nCK, 5ns)	_	max(8nCK, 5ns)	_	nCK,ns	8
Write to Write command delay for same bank groupp	tCCD_L_WR	max(32nCK, 20ns)	_	max(32nCK, 20ns)	_	max(32nCK, 20ns)	_	nCK,ns	8
Write to Write command delay for same bank group, second write not RMW	tCCD_L_WR2	max(16nCK, 10ns)	_	max(16nCK, 10ns)	_	max(16nCK, 10ns)	_	nCK,ns	8
Read to Write command delay for same bank group	tCCD_L_RTW		CL - CV	/L + RBL/2 + 2tC + (tRPST - 0.5te		S offset)		nCK,ns	3,5,6,8
Write to Read command delay for same bank group	tCCD_L_WTR		C	WL + WBL/2 + M	lax(16nCK,10ns	6)		nCK,ns	4,6,8
Read to Read command delay for different bank group	tCCD_S	8	-	8	-	8	-	nCK	8
Write to Write command delay for different bank group	tCCD_S_WR	8	-	8	-	8	-	nCK	8
Read to Write command delay for different bank group	tCCD_S_RTW	CL - CV	CL - CWL + RBL/2 + 2tCK - (Read DQS offset) + (tRPST - 0.5tCK) + tWPRE						3,5,6,8
Write to Read command delay for different bank group	tCCD_S_WTR		CWL + WBL/2 + Max(4nCK,2.5ns)						4,6,8
Write to Read with Auto Precharge command delay for same bank	tCCD_WTRA			CWL + WBL/2	+ tWR - tRTP			nCK,ns	2,4,6,8



		DDR5	DDR5-4800 DDR5-5600		DDR5-6400				
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Unit	Notes
Activate to Activate command delay to same bank group for 1KB page size	tRRD_L(1K)	max(8nCK, 5ns)	_	max(8nCK, 5ns)	_	max(8nCK, 5ns)	-	nCK,ns	8
Activate to Activate command delay to same bank group for 2KB page size	tRRD_L(2K)	max(8nCK, 5ns)	_	max(8nCK, 5ns)	_	max(8nCK, 5ns)	_	nCK,ns	8
Activate to Activate command delay to different bank group for 1KB page size	tRRD_S(1K)	8	_	8	_	8	_	nCK	8
Activate to Activate command delay to different bank group for 2KB page size	tRRD_S(2K)	8	_	8	_	8	_	nCK	8
Four activate window for 1KB page size	tFAW (1K)	Max(32nCK, 13.333ns)	-	Max(32nCK, 11.428ns)	-	Max(32nCK, 10.000ns)	-	nCK,ns	
Four activate window for 2KB page size	tFAW (2K)	Max(40nCK, 16.666ns)	_	Max(40nCK, 14.285ns)	_	Max(40nCK, 12.500ns)	_	nCK,ns	
Read to Precharge command delay	tRTP	Max(12nCK, 7.5ns)	_	Max(12nCK, 7.5ns)	_	Max(12nCK, 7.5ns)	-	nCK,ns	8
Precharge to Precharge command delay	tPPD	2	-	2	-	2	-	nCK	7,8
Write recovery time	tWR	30	-	30	-	30	-	ns	8



Notes:

- 1. tCK(avg)min listed for reference only, refer to the Speed Bins and Operations section which lists all valid tCK(avg) values.
- 2. tCCD_WTRA(min) shall always be greater than or equal to CWL + WBL/2 + tWR(min) tRTP(min), and when using the appropriate rounding algorithms,

nCCD_WTRA(min) shall always be greater than or equal to CWL + WBL/2 + nWR(min) - nRTP(min).

- 3. RBL: Read burst length associated with Read command
 - RBL = 32 (36 w/ RCRC on) for fixed BL32 and BL32 in BL32 OTF mode
 - RBL = 16 (18 w/ RCRC on) for fixed BL16 and BL16 in BL32 OTF mode
 - RBL = 16 (18 w/ RCRC on) for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode
- 4. WBL: Write burst length associated with Write command
 - WBL = 32 (36 w/ WCRC on) for fixed BL32 and BL32 in BL32 OTF mode
 - WBL = 16 (18 w/ WCRC on) for fixed BL16 and BL16 in BL32 OTF mode
 - WBL = 16 (18 w/ WCRC on) for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode
- 5.5 The following is considered for tRTW equation
 - 1tCK needs to be added due to tDQS2CK
 - Read DQS offset timing can pull in the tRTW timing
 - 1tCK needs to be added when 1.5tCK postamble
- 6. CWL=CL-2
- 7. tPPD applies to any combination of precharge commands (PREab, PREsb, PREpb). tPPD also applies to any combination of precharge commands to a different die in a

3DS DDR5 SDRAM.

8. This parameter only specifies minimum values (there is no maximum value). The maximum value cells have been merged in

the table to improve legibility.



rte	Function Described	Fund	ction	HEX V
	Number of Bytes In SPD Device	SPD Total:	1024Bytes	
1	SPD Revision for Base Configuration Parameters	Versio	on 1.1	
2	Key Byte / Host Bus Command Protocol Type	DDR5 SDRAM		
3	Key Byte / Module Type	SO-DIMM		
4	First SDRAM Density and Package	Monolithic SDRAM	16Gb	
5	First SDRAM Addressing	Row : 16	Column : 10	
_	First SDRAM I/O Width	x	-	<u> </u>
_	First SDRAM Bank Groups & Banks Per Bank Group	8 bank groups/4 ba	nks per bank group	_
8	Second SDRAM Density and Package			_
_	Second SDRAM Addressing			_
_	Secondary SDRAM I/O Width			<u> </u>
1	Second SDRAM Bank Groups & Banks Per Bank Group	One marked and and		<u> </u>
2	SDRAM BL32 & Post Package Repair	One repair element per bank group	Burst length 32 supported	
3	SDRAM Duty Cycle Adjuster & Partial Array Self Refresh	Device supports DCA for	4-phase internal clock(s)	
4	SDRAM Fault Handling	Writeback suppress	sion control in MR9	
5	Reserved	must be cod	ied as 0x00	
6	SDRAM Nominal Voltage, VDD	Operable:1.1V	Endurant:1.1V	
7	SDRAM Nominal Voltage, VDDQ	Operable:1.1V	Endurant:1.1V	
8	SDRAM Nominal Voltage, VPP	Operable:1.8V	Endurant:1.8V	
9	SDRAM Timing	Standard core timin	ngs per JESD79-5	
0	SDRAM Minimum Cycle Time (tCKAVGmin), Least Significant Byte	357	09	
1	SDRAM Minimum Cycle Time (tCKAVGmin), Most Significant Byte		p.a	
2	SDRAM Maximum Oyole Time (ICKAVGmax), Least Significant Byte	1010	09	
_	SDRAM Maximum Cycle Time (tCKAVGmax), Most Significant Byte			
_	SDRAM CAS Latencies Supported First Byte	CL22,26,		
_	SDRAM CAS Latencies Supported:Second Byte	CL,36,40,	,42,46,50	
_	SDRAM CAS Latencies Supported:Third Byte			
7	SDRAM CAS Latencies Supported Fourth Byte			<u> </u>
_	SDRAM CAS Latencies Supported Fifth Byte			<u> </u>
9	Reserved	must be cod	led as 0x00	<u> </u>
	SDRAM Minimum CAS Latency Time (tAAmin), Least Significant Byte	16000	ps	<u> </u>
_	SDRAM Minimum CAS Latency Time (MAmin), Most Significant Byte		-	_
2	SDRAM Minimum RAS to CAS Delay Time (IRCDmin), Least Significant Byte	16000	ps	<u> </u>
3	SDRAM Minimum RAS to CAS Delay Time (IRCDmin), Most Significant Byte			_
_	SDRAM Minimum Row Precharge Delay Time (RPmin), Least Significant Byte	16000	ps	<u> </u>
_	SDRAM Minimum Row Precharge Delay Time (RPmin), Most Significant Byte		-	_
_	SDRAM Minimum Active to Precharge Delay Time (tRASmin), Least Significant Nibble	32000	ps	<u> </u>
_	SDRAM Minimum Active to Precharge Delay Time (tRASmin), Most Significant Byte		-	_
_	SDRAM Minimum Active to Active/Refresh Delay Time (RCmin), Least Significant Nibble	48000	ps	<u> </u>
_	SDRAM Minimum Active to Active/Refresh Delay Time (RCmin), Most Significant Nibble			-
)	SDRAM Minimum Write Recovery Time (tWRmin), Least Significant Nibble	30000	ps	-
_	SDRAM Minimum Write Recovery Time (WRmin), Most Significant Nibble			-
_	SDRAM Minimum Refresh Recovery Delay Time (RFC1min, RFC1 sir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time (RFC1min, RFC1 sir min),Least Significant Byte	- 295	ns	-
_	SDRAM Minimum Refresh Recovery Delay Time (RFC1min, IRFC1 sir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time (RFC2min, IRFC2 sir min),Least Significant Byte			<u> </u>
_	SURAM Minimum Renesh Recovery Delay Time (RFC2min, RFC2 sir min)Least Signin cant Byte SDRAM Minimum Refresh Recovery Delay Time (RFC2min, IRFC2 sir min).Most Significant Byte	160	ns	-
_	SURAM Minimum Renesh Recovery Delay Time (RFCsbmin, RFCsb sir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time (RFCsbmin, RFCsb sir min),Least Significant Byte			-
_	SURAM Minimum Renesh Recovery Delay Time (RFCsbmin, RFCsb sir min)Least Signincant Byte SDRAM Minimum Refresh Recovery Delay Time (RFCsbmin, tRFCsb sir min)Most Significant Byte	130	ns	-
	SURAM Minimum Renesh Recovery Delay Time, 30S Different Logical Rank(RRC1 dir min)_Least Significant Byte			-
_		monolithia	SDRAMs	-
1		monorenc		
	SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRC1 dir min),Most Significant Byte			-
	SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC1 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC2 dir min),Least Significant Byte	monolithic	SDRAMs	-
	SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC1 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC2 dir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC2 dir min),Most Significant Byte		SDRAMs	
	SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC1 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC2 dir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC2 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC3b dir min),Least Significant Byte			
	SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC1 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC2 dir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC2 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC2 dir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC5b dir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RFC5b dir min),Most Significant Byte	monolithic		
	SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC1 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC2 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC2 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC3b dir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC5b dir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC5b dir min),Most Significant Byte SDRAM Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC5b dir min),Most Significant Byte	monolithic		
	SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRC1 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRC2 dir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRC2 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRC2s dir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRCsb dir min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRCsb dir min),Most Significant Byte SDRAM Refresh Raneovery Delay Time, 3DS Different Logical Rank(RRCsb dir min),Most Significant Byte SDRAM Refresh Management, First Byte, First SDRAM	monolithic		
	SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC1 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC2 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC2 dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC3b dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC5b dir min),Most Significant Byte SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(RRFC5b dir min),Most Significant Byte SDRAM Refresh Ranagement, First Byte, First SDRAM	monolithic		



60			
	SDRAM Adaptive Refresh Management, Second SDRAM, First Byte, Level A		00
61	SDRAM Adaptive Refresh Management, Second SDRAM, Second Byte,Level A		00
62	SDRAM Adaptive Refresh Management, First SDRAM, First Byte,Level B		00
63	SDRAM Adaptive Refresh Management, First SDRAM, Second Byte, Level B		00
64	SDRAM Adaptive Refresh Management, Second SDRAM, First Byte_Level B		00
65	SDRAM Adaptive Refresh Management, Second SDRAM, Second Byte_Level B		00
66	SDRAM Adaptive Refresh Management, First SDRAM, First Byte,Level C		00
67	SDRAM Adaptive Refresh Management, First SDRAM, Second Byte,Level C		00
68	SDRAM Adaptive Refresh Management, Second SDRAM, First Byte, Level C		00
69	SDRAM Adaptive Refresh Management, Second SDRAM, Second Byte,Level C		00
70	SDRAM Minimum Active to Active Command Delay Time, Same Bank Group,(tRRD Lmin),Least Significant Byte		88
71	SDRAM Minimum Active to Active Command Delay Time, Same Bank Group, (KRRD Lmin), Most Significant Byte	5000 ps	13
72	SDRAM Minimum Active to Active Command Delay Time, Same Bank Group, (RRD Lmin), Lower Clock Limit	8 nCK	08
73	SDRAM Minimum CAS in to CAS in Command Delay Time, Same Bank Group, (tCCD Lmin), Least Significant Byte	5000	88
74	SDRAM Minimum CAS in to CAS in Command Delay Time, Same Bank Group, (ICCD Lmin), Most Significant Byte	5000 ps	13
75	SDRAM Minimum CAS n to CAS n Command Delay Time, Same Bank Group,(tCCD Lmin),Lower Clock Limit	8 nCK	08
76	SDRAM Minimum Write CAS in to Write CAS in Command Delay Time, Same Bank Group (tCCD L WRmin) Least Significant Byte	20000 75	20
77	SDRAM Minimum Write CAS in to Write CAS in Command Delay Time, Same Bank Group (ICCD L. WRmin),Most. Significant Byte	20000 ps	4E
78	SDRAM Minimum Write CAS in to Write CAS in Command Delay Time, Same Bank Group (ICCD L. WRmin),Lower Clock Limit	32 nCK	20
79	SDRAM Minimum Write CAS in to Write CAS in Command Delay Time, Same Bank Group (ICCD L. WR2min),Least Significant Byte	10000 ps	10
80	SDRAM Minimum Write CAS in to Write CAS in Command Delay Time, Same Bank Group (tCCD L. WR2min).Most Significant Byte		27
81	SDRAM Minimum Write CAS in to Write CAS in Command Delay Time, Same Bank Group (ICCD L WR2min),Lower Clock Limit	16 nCK	10
82	SDRAM Minimum Four Activate Window (tFAWmin),Least Significant Byte	11428 ps	A4
83	SDRAM Minimum Four Activate Window (IFAWmin),Most Significant Byte		2C
84	SDRAM Minimum Four Activate Window (IFAWmin),Lower Clock Limit	32 nCK	20
85	SDRAM Write to Read Command Delay for Same Bank Group (tCCD L WTR)Least Significant Byte	10000 ps	10
86	SDRAM Write to Read Command Delay for Same Bank Group (tCCD L WTR), Most Significant Byte		27
87	SDRAM Write to Read Command Delay for Same Bank Group (ICCD L WTR) Lower Clock Limit	16 nCK	10
88	SDRAM Write to Read Command Delay for Different Bank Group (tCCD S. WTR), Least Significant Byte	2500 ps	C4
89	SDRAM Write to Read Command Delay for Different Bank Group (tCCD S. WTR), Most Significant Byte		09
90	SDRAM Write to Read Command Delay for Different Bank Group,(fCCD S WTR), Lower Clock Limit	4 nCK	04
91	SDRAM Read to Precharge Command Delay (RTP, IRTP sir), Least Significant Byte	7500 ps	4C
92	SDRAM Read to Precharge Command Delay (RTP, IRTP sir), Most Significant Byte		1D
93	SDRAM Read to Precharge Command Delay (RTP, IRTP sir), Lower Clock Limit	12 nCK	00
94-127	Reserved, Base Configuration Section	Must be coded as 0x00	00
128-191	Reserved for future use SPD Revision for Module Information	Reserved for future use Version 1.0	00
192			00
193	Hashing Sequence	No authentication	
194	SPD Manufacturer ID Code, First Byte SPD Manufacturer ID Code, Second Bute		
195	SPD Manufacturer ID Code, Second Byte		
195 196	SPD Manufacturer ID Code, Second Byte SPD Device Type		
195 196 197	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number	By SPD_Hub & PMIC Vendar & Revision	
195 196 197 198	SPD Manufacturer ID Code, Second Byte SPD Device Type	By SPD_Hub & PMIC Vendor & Revision *Note: 1	
195 196 197	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number		
195 196 197 198	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte		
195 196 197 198 199	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte		
195 196 197 198 199 200 201	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 0 Revision Number		
195 196 197 198 199 200 201 201 202	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 0 Revision Number PMIC 1 Manufacturer ID Code, First Byte		
195 196 197 198 199 200 201	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 0 Revision Number		
195 196 197 198 199 200 201 201 202 203	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 0 Revision Number PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, Second Byte		
195 196 197 198 199 200 201 202 203 204	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 0 Revision Number PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Device Type PMIC 1 Device Type PMIC 1 Revision Number PMIC 1 Revision Number		
195 196 197 198 199 200 201 201 202 203 204 205	SPD Manufacturer ID Code, Second Byte SPD Device Type PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Revision Number PMIC 1 Revision Number PMIC 1 Revision Number		
195 196 197 198 199 200 201 202 203 204 205 206	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Manufacturer ID		
195 196 197 198 199 200 201 202 203 204 205 206 207	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 0 Device Type PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Device Type PMIC 2 Manufacturer ID Code, Second Byte PMIC 3 Manufacturer ID Code, Second Byte PMIC 4 Manufacturer ID Code, Second Byte PMIC 5 Man		
195 196 197 198 200 201 202 203 204 205 206 207 208	SPD Manufacturer ID Code, Second Byte SPD Device Type PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Device Type PMIC 1 Device Type PMIC 2 Manufacturer ID Code, First Byte PMIC 2 Manufacturer ID Code, Second Byte PMIC 2 Manufa		
195 196 197 198 200 201 202 203 204 205 206 207 208 209	SPD Manufacturer ID Code, Second Byte SPD Device Type PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Device Type PMIC 0 Device Type PMIC 10 Manufacturer ID Code, First Byte PMIC 10 Manufacturer ID Code, Second Byte PMIC 10 Device Type PMIC 1 Revision Number PMIC 1 Revision Number PMIC 2 Manufacturer ID Code, Second Byte PMIC 2 Revision Number PMIC 2 Revision Number		
195 196 197 200 201 202 203 204 205 206 207 208 209 210	SPD Manufacturer ID Code, Second Byte SPD Device Type PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Revision Number PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Revision Number PMIC 2 Manufacturer ID Code, First Byte PMIC 2 Revision Number PMIC 2 Revision Number		000 000 000 000 000 000 000 000 000 00
195 196 197 198 200 201 202 203 204 205 206 207 208 209 210 211	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Revision Number PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Revision Number PMIC 1 Revision Number PMIC 1 Revision Number PMIC 2 Manufacturer ID Code, First Byte PMIC 2 Manufacturer ID Code, First Byte PMIC 2 Revision Number PMIC 3 Revision Number PMIC 3 Revision Number PMIC 4 Revision		
195 196 197 198 200 201 202 203 204 205 206 207 208 209 210 211 212	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Manufacturer ID Code, First Byte PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Manufacturer ID Code, First Byte PMIC 2 Manufacturer ID Code, Second Byte PMIC 2 Manufacturer ID Code, Second Byte PMIC 2 Device Type PMIC 2 Device Type PMIC 2 Device Type PMIC 3 Revision Number PMIC 3 Device Type PMIC 3 Device Type PMIC 4 Manufacturer ID Code, Second Byte PMIC 4 Manufacturer ID Code, Second Byte PMIC 5 Device Type PMIC		
195 196 197 198 200 201 202 203 204 205 206 207 208 209 210 209 211 211 212 213	SPD Manufacturer ID Code, Second Byte SPD Device Type SPD Device Revision Number PMIC 0 Manufacturer ID Code, First Byte PMIC 0 Manufacturer ID Code, Second Byte PMIC 0 Device Type PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Manufacturer ID Code, Second Byte PMIC 1 Revision Number PMIC 1 Revision Number PMIC 2 Manufacturer ID Code, Second Byte PMIC 1 Revision Number PMIC 2 Manufacturer ID Code, Second Byte PMIC 2 Manufacturer ID Code, Second Byte PMIC 2 Revision Number PMIC 3 Revision Number PMIC 4 Revision Number PMIC 4 Revision Number PMIC 4 Revision Number PMIC 5 Revision Number PMIC 5 Revision Number PMIC 5 Revision Number Thermal Sensor Manufacturer ID Code, Second Byte Thermal Sensor Device Type Thermal Sensor Revision Number		



217 PMIC1 Specification Level 218 PMIC2 Specification Level 219 TS Specification Level 220 DIMM Specification Level 221-29 Reserved 230 (Unbuffered): Module Nominal Height 231 (Unbuffered): Module Maximum Thickness 232 (Unbuffered): Reference Raw Card Used 233 (Unbuffered): Module Organization 234 (Unbuffered): Module Organization 235 Memory Channel Bus Width 236-247 Reserved 240-447 (Unbuffered): Module Type Specific Information	Reserved 30.00mm Front,Back 1 < thickness < 2 mm Raw Card B Revision 0 0 to +95 °C/2 row DRAM 2 Package Ranks 2 channels/32 bits	00 00 00 00 00 00 00 00 00 00 00 00 00
218 PMIC2 Specification Level 219 TS Specification Level 220 DIMM Specification Level 221-229 Reserved 230 (Unbuffered): Module Nominal Height 231 (Unbuffered): Module Maximum Thickness 2323 (Unbuffered): Reference Raw Card Used 233 (Unbuffered): Module Organization 234 (Unbuffered): Module Organization 235 Memory Channel Bus Width 236-239 Reserved 240-447 (Unbuffered): Module Type Specific Information	30.00mm Front,Back 1 < thickness < 2 mm Raw Card B Revision 0 0 to +95 °C/2 row DRAM 2 Package Ranks	00 00 00 00 00 11
220 DIMM Specification Level 221-229 Reserved 230 (Unbuffered): Module Nominal Height 231 (Unbuffered): Module Maximum Thickness 232 (Unbuffered): Reference Raw Card Used 233 (Unbuffered): DMM Attributes 234 (Unbuffered): Module Organization 235 Memory Channel Bus Width 236-239 Reserved 240-447 (Unbuffered):Module Type Specific Information	30.00mm Front,Back 1 < thickness < 2 mm Raw Card B Revision 0 0 to +95 °C/2 row DRAM 2 Package Ranks	00 00 00 0F 11 01
221-229 Reserved 230 (Unbuffered): Module Nominal Height 231 (Unbuffered): Module Nakimum Thickness 232 (Unbuffered): Reference Raw Card Used 233 (Unbuffered): DIMM Attributes 234 (Unbuffered): Module Organization 235 Memory Channel Bus Width 236-239 Reserved 240-447 (Unbuffered): Module Type Specific Information	30.00mm Front,Back 1 < thickness < 2 mm Raw Card B Revision 0 0 to +95 °C/2 row DRAM 2 Package Ranks	00 0F 11 01
221-229 Reserved 230 (Unbuffered): Module Nominal Height 231 (Unbuffered): Module Maximum Thickness 232 (Unbuffered): Reference Raw Card Used 233 (Unbuffered): DIMM Attributes 234 (Unbuffered): Module Organization 235 Memory Channel Bus Width 236-239 Reserved 240-447 (Unbuffered): Module Type Specific Information	30.00mm Front,Back 1 < thickness < 2 mm Raw Card B Revision 0 0 to +95 °C/2 row DRAM 2 Package Ranks	00 0F 11 01
230 (Unbuffered): Module Nominal Height 231 (Unbuffered): Module Maximum Thickness 232 (Unbuffered): Reference Raw Card Used 233 (Unbuffered): DIMM Attributes 234 (Unbuffered): Module Organization 235 Memory Channel Bus Width 236-239 Reserved 240-447 (Unbuffered): Module Type Specific Information	30.00mm Front,Back 1 < thickness < 2 mm Raw Card B Revision 0 0 to +95 °C/2 row DRAM 2 Package Ranks	0F 11 01
232 (Unbuffered): Reference Raw Card Used 233 (Unbuffered): DIMM Attributes 234 (Unbuffered): Module Organization 235 Memory Channel Bus Width 236-239 Reserved 240-447 (Unbuffered): Module Type Specific Information	Raw Card B Revision 0 0 to +95 °C/2 row DRAM 2 Package Ranks	01
232 (Unbuffered): Reference Raw Card Used 233 (Unbuffered): DIMM Attributes 234 (Unbuffered): Module Organization 235 Memory Channel Bus Width 236-239 Reserved 240-447 (Unbuffered): Module Type Specific Information	0 to +95 °C/2 row DRAM 2 Package Ranks	
233 (Unbuffered): DIMM Attributes 234 (Unbuffered): Module Organization 235 Memory Channel Bus Width 236-239 Reserved 240-447 (Unbuffered):Module Type Specific Information	0 to +95 °C/2 row DRAM 2 Package Ranks	
234 (Unbuffered): Module Organization 235 Memory Channel Bus Width 236-239 Reserved 240-447 (Unbuffered):Module Type Specific Information	2 Package Ranks	
235 Memory Channel Bus Width 236-239 Reserved 240-447 (Unbuffered):Module Type Specific Information		08
236-239 Reserved 240-447 (Unbuffered):Module Type Specific Information		22
240-447 (Unbuffered):Module Type Specific Information	must be coded as 0x00	00
	Reserved	00
	÷	00
510 CRC for Byte 0-509,Least Significant Byte	CRC	
511 CRC for Byte 0-509.Most Significant Byte	CRC	
512 Module Manufacturer ID Code, First Byte		84
513 Module Manufacturer ID Code, Second Byte	Advantech	C8
513 Module Manufacturer to Code, Second Byee 514 Module Manufacturing Location	"Note: 2	+
515 Module Manufacturing Date	"Note: 3 (Decimal)	+
515 Module Manufacturing Date	"Note: 4 (Decimal)	+
516 Module Manufacturing Liste	recta: 4 (Decimie)	+
517		
Module Serial Number	"Note: 5 (Decimal)	
519 520		
520		
		-
522		-
523		-
524		-
525		
526		-
527		-
528		-
529		-
530		-
531		-
532		-
533		
534		-
535 Module Part Number	"Note: 6	-
536		-
537		-
538		-
539		-
540		-
541		-
542		-
543		-
544		-
545		-
546		-
547		-
548		-
549		-
550		-
551 Module Revision Code		00
552 DRAM Manufacturer ID Code, First Byte	_	80
553 DRAM Manufacturer ID Code, Second Byte	Samsung	CE
554 DRAM Stepping		95
555-639 Manufacturer's Specific Data	"Note: 7	
640 Intel Extreme Memory Profile Identification String		00
641 Intel Extreme Memory Profile Identification String		00
642 Intel Extreme Memory Profile Version		00
643 Intel Extreme Memory Profile Organization		00



644	Intel Extreme Memory Profile Configuration		00
645	PMIC Vendor ID	1	00
	PMIC Vendor ID		00
647	Number of PMICs		00
648	PMIC Capabilities		00
849-863	RSVD		00
654			00
655			00
656			00
657			00
658			00
659			00
660			00
661			00
662	Profile 1 String Name		00
663			00
664			00
	Profile 1 String Name 第3頁		00
665 666			00
			00
667			00
669			00
670			00
			00
671 672			00
672			00
			00
674			00
675			
676			00
677	Profile 2 String Name		00
678			
679			00
680			00
681			
682			00
683			00
684			
685			00
686			00
687			
688			00
689			00
690			00
691			00
692			00
693	Profile 3 String Name		00
694			00
695			00
696			00
697			00
698			
699			00
700			00
701	Contract Designation Code (CDC) for Date Code was then Designate Land Code (Contract Code Code Code Code Code Code Code Code		
	Overlical Redundancy Code (CRC) for Base Configura tion Section, Least Significant Byte (for bytes 640–701)		00
	Cyclical Redundancy Code (CRC) for Base Configura tion Section, Most Significant Byte (for bytes 640–701)		00
	Profile 1:Module VPP Voltage Level		00
705	Module VDD Voltage Level		00
706	Module VDDQ Voltage Level		00
707	Module TBD Voltage Level - THIS BYTE IS CURRENTLY RSVD		00
708	Memory Controller Voltage Level SPEAM Minimum Civite Time 60% AVCertain Level Step/Search Bute		
709	SDRAM Minimum Cycle Time (tCKAVGmin)Least Significant Byte		00
710	SDRAM Minimum Cycle Time (tCKAVGmin),Most Significant Byte		00



711	SDRAM CAS Latencies Supported.First Byte		00
712	SDRAM CAS Latencies Supported, Second Byte		00
713	SDRAM CAS Latencies Supported Third Byte		00
714	SDRAM CAS Latencies Supported Fourth Byte		00
715	SDRAM CAS Latencies Supported.Fith Byte		00
716	RSVD for future CAS Latency		00
717	SDRAM Minimum CAS Latency Time (AAmin) Least Significant Byte		00
			00
718	SDRAM Minimum CAS Latency Time (tAAmin) Most Significant Byte		
719	SDRAM Minimum RAS to CAS Delay Time (RCDmin)Least Significant Byte		00
720	SDRAM Minimum RAS to CAS Delay Time (tRCDmin).Most Significant Byte		00
721	SDRAM Minimum Row Precharge Delay Time (tRPmin),Least Significant Byte		00
722	SDRAM Minimum Row Precharge Delay Time (IRPmin).Most Significant Byte		00
723	SDRAM Minimum Active to Precharge Delay Time (tRASmin),Least Significant Byte		00
724	SDRAM Minimum Active to Precharge Delay Time (tRASmin), Most Significant Byte		00
725	SDRAM Minimum Active to Active Refresh Delay Time(RCmin) ,Least Significant Byte		00
726	SDRAM Minimum Active to Active/Refresh Delay Time(tRCmin) .Most Significant Byte	1	00
727	SDRAM Minimum Write Recovery Time (tWRmin) Least Significant Byte		00
728	SDRAM Minimum Write Recovery Time (tWRmin),Most Significant Byte		00
729	SDRAM Minimum Refresh Recovery Delay Time(RFC1min)Least Significant Byte		00
730	SDRAM Minimum Refresh Recovery Delay Time(RFC1min).Most Significant Byte		00
730	SDRAM Minimum Refresh Recovery Delay Time(RRC2min),Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time(RRC2min),Least Significant Byte		00
		4	00
732	SDRAM Minimum Refresh Recovery Delay Time(RFC2min),Most Significant Byte		
733	SDRAM Minimum Refresh Recovery Delay Time(RFCsb)Least Significant Byte		00
734	SDRAM Minimum Refresh Recovery Delay Time(RFCsbmin),Most Significant Byte		00
735-762	RSVD,must be coded as 0x00		00
763	Advanced Memory Overclocking Features		00
764	System CMD Rate Mode		00
765	Vendor Personality Byte - RSVD		00
766	Cyclical Redundancy Code (CRC) for Base Configura tion Section, Least Significant Byte(for bytes 704–765)		00
767	Cyclical Redundancy Code (CRC) for Base Configuration Section, Most Stantacat Byterior bytes 704–765)		00
768	Profile2 :Module VPP Voltage Level		00
769	Module VDD Voltage Level		00
770	Module VDDQ Voltage Level		00
			00
771	Module TBD Voltage Level - THIS BYTE IS CURRENTLY RSVD /		
772	Memory Controller Voltage Level		00
773	SDRAM Minimum Cycle Time (ICKAVGmin),Least Significant Byte		00
774	SDRAM Minimum Cycle Time (tCKAVGmin),Most Significant Byte		00
775	SDRAM CAS Latencies Supported, First Byte		00
776	SDRAM CAS Latencies Supported, Second Byte		00
777	SDRAM CAS Latencies Supported, Third Byte	-	00
778	SDRAM CAS Latencies Supported,Fourth Byte		00
779	SDRAM CAS Latencies Supported, Fifth Byte		00
780	RSVD for future CAS Latency		00
781	SDRAM Minimum CAS Latency Time (tAAmin),Least Significant Byte		00
782	SDRAM Minimum CAS Latency Time (tAAmin),Most Significant Byte	1	00
783	SDRAM Minimum RAS to CAS Delay Time (RCDmin)Least Significant Byte		00
784	SDRAM Minimum RAS to CAS being Time (RCDmin),Most Significant Byte		00
	SDRAM Minimum Rots to CAS belay time (RCDmin),Most Significant Byte SDRAM Minimum Rots to CAS belay time (RCDmin),Least Significant Byte		00
785		4	
786	SDRAM Minimum Row Precharge Delay Time (IRPmin).Most Significant Byte		00
787	SDRAM Minimum Active to Precharge Delay Time (tRASmin)Least Significant Byte		00
788	SDRAM Minimum Active to Precharge Delay Time (tRASmin),Most Significant Byte		00
789	SDRAM Minimum Active to Active/Refresh Delay Time(RCmin) ,Least Significant Byte	4	00
790	SDRAM Minimum Active to Active Refresh Delay Time(RCmin) ,Most Significant Byte		00
791	SDRAM Minimum Write Recovery Time (tWRmin),Least Significant Byte		00
792	SDRAM Minimum Write Recovery Time (WRmin).Most Significant Byte		00
793	SDRAM Minimum Refresh Recovery Delay Time(tRFC1min).Least Significant Byte		00
794	SDRAM Minimum Refresh Recovery Delay Time(RFC1min),Most Significant Byte		00
795	SDRAM Minimum Refresh Recovery Delay Time(tRFC2min),Least Significant Byte		00
796	SRAM Minimum Refresh Recovery Delay TimetRFC2minIMost Significant Byte	1	00
			00
797	SDRAM Minimum Refresh Recovery Delay Time/tRFCsb) Least Significant Byte		
797	SDRAM Minimum Refresh Recovery Delay Time(RFCsb)Least Significant Byte SDRAM Minimum Refresh Recovery Delay Time(RFCsb)Least Significant Byte		
798	SDRAM Minimum Refresh Recovery Delay Time(IRFCsbmin),Most Significant Byte		00



262Pin DDR5 5600 1.1V SO-DIMM 32GB Based on 2048Mx8 AQD-SD5V32GN56-SB

828	System CMD Rate Mode	00
829	Vendor Personality Byte - RSVD	00
830	Cyclical Redundancy Code (CRC) for Base Configura tion Section, Least Significant Byte(for bytes 768–829)	00
831	Cyclical Redundancy Code (CRC) for Base Configura tion Section, Most Significant Byte(for bytes 768–829)	00
832	Profile3 :Module VPP Voltage Level	00
833	Module VDD Voltage Level	00
834	Module VDDQ Voltage Level	00
835	Module TBD Voltage Level - THIS BYTE IS CURRENTLY RSVD	00
836	Memory Controller Voltage Level	00
837	SDRAM Minimum Cycle Time (tCKAVGmin)Least Significant Byte	00
838	SDRAM Minimum Cycle Time (tCKAVGmin).Most Significant Byte	00
839	SDRAM CAS Latencies Supported, First Byte	00
840	SDRAM CAS Latencies Supported, Second Byte	00
841	SDRAM CAS Latencies Supported, Third Byte	00
842	SDRAM CAS Latencies Supported, Fourth Byte	00
843	SDRAM CAS Latencies Supported, Fifth Byte	00
844	RSVD for future CAS Latency	00
845	SDRAM Minimum CAS Latency Time (IAAmin),Least Significant Byte	00
846	SDRAM Minimum CAS Latency Time (tAAmin).Most Significant Byte	00
847	SDRAM Minimum RAS to CAS Delay Time (RCDmin) Least Significant Byte	00
848	SDRAM Minimum RAS to CAS Delay Time (RCDmin).Most Significant Byte	00
849	SDRAM Minimum Row Precharge Delay Time (RPmin)Least Significant Byte	00
850	SDRAM Minimum Row Precharge Delay Time (RPmin),Most Significant Byte	00
851	SDRAM Minimum Active to Precharge Delay Time (IRASmin) Least Significant Byte	00
852	SDRAM Minimum Active to Precharge Delay Time (IRASmin).Most Significant Byte	00
853	SDRAM Minimum Active to Active/Refresh Delay Time(RCmin) ,Least Significant Byte	00
854	SDRAM Minimum Active to Active/Refresh Delay Time(RCmin) ,Most Significant Byte	00
855	SDRAM Minimum Write Recovery Time (tWRmin),Least Significant Byte	00
856	SDRAM Minimum Write Recovery Time (tWRmin).Most Significant Byte	00
857	SDRAM Minimum Refresh Recovery Delay Time(RFC1min)Least Significant Byte	00
858	SDRAM Minimum Refresh Recovery Delay Time(RFC1min).Most Significant Byte	00
859	SDRAM Minimum Refresh Recovery Delay Time(RFC2min)Least Significant Byte	00
860	SDRAM Minimum Refresh Recovery Delay Time(RFC2min).Most Significant Byte	00
861	SDRAM Minimum Refresh Recovery Delay Time(RFCsb)Least Significant By	00
862	SDRAM Minimum Refresh Recovery Delay Time(RFCsbmin).Most Significant Byte	00
863-890	RSVD,must be coded as 0x00	00
891	Advanced Memory Overclocking Features	00
892	System CMD Rate Mode	00
893	Vendor Personality Byte - RSVD	00
894	Cyclical Redundancy Code (CRC) for Base Configura tion Section, Least Significant Byte(for bytes 832-893)	00
895	Cyclical Redundancy Code (CRC) for Base Configura tion Section, Most Significant Byte(for bytes 832-893)	00
896-1023	User Settings	00

Note :

- 1. Byte 194-201 -- By SPD_Hub & PMIC Vendor & Revision
- 1.1 Byte 194-197 RENESAS[(0x80), (0xB3), (0x80), (0x21)] ; MONTAGE[(0x86), (0x32), (0x80), (0x15)]
- 1.2 Byte 198-201 RENESAS[(0x80), (0xB3), (0x82), (0x20)] ; RICHTEK[(0x8A), (0x8C), (0x82), (0x11)]
- 2. Byte 514 -- Manufacturing location by manufacturing location
- 3. Byte 515 -- Module manufacturing date by year (YY). (Decimal)
- 4. Byte 516 -- Module manufacturing date by week (WW). (Decimal)
- 5. Bytes 517-520 -- Module Serial Number. (Decimal)
- 6. Bytes 521-550 -- Module Part Number. (ASCII format, unused digits are coded as ASCII blanks (0x20).
 7. Bytes 552-553 -- DRAM Manufacturer ID Code by JEDEC definition. SAMSUNG :[(0x80) ,(0xCE)]
- 8. Bytes 555~639 -- These bytes are undefined and can be used own purpose.